riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Move HCF to BaseTile

Browse Source
This commit is contained in:
Andrew Waterman 2017-10-05 23:49:35 -07:00
parent 71205b70cc
commit 34e96c03b1
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/groundtest/Tile.scala
View File

@ -37,6 +37,7 @@ abstract class GroundTestTile(params: GroundTestTileParams)(implicit p: Paramete
class GroundTestTileBundle[+L <: GroundTestTile](_outer: L) extends BaseTileBundle(_outer) {
val status = new GroundTestStatus
val halt_and_catch_fire = None
}
class GroundTestTileModule[+L <: GroundTestTile, +B <: GroundTestTileBundle[L]](_outer: L, _io: () => B) extends BaseTileModule(_outer, _io) {

5
src/main/scala/tile/BaseTile.scala
View File

@ -100,12 +100,13 @@ trait CanHaveInstructionTracePort extends Bundle with HasTileParameters {
/** Base class for all Tiles that use TileLink */
abstract class BaseTile(tileParams: TileParams)(implicit p: Parameters) extends BareTile
with HasTileParameters {
override lazy val module = new BaseTileModule(this, () => new BaseTileBundle(this))
def module: BaseTileModule[BaseTile, BaseTileBundle[BaseTile]]
}
class BaseTileBundle[+L <: BaseTile](_outer: L) extends BareTileBundle(_outer)
abstract class BaseTileBundle[+L <: BaseTile](_outer: L) extends BareTileBundle(_outer)
with HasExternallyDrivenTileConstants
with CanHaveInstructionTracePort
with CanHaltAndCatchFire
class BaseTileModule[+L <: BaseTile, +B <: BaseTileBundle[L]](_outer: L, _io: () => B) extends BareTileModule(_outer, _io)
with HasTileParameters {