riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Support disabling atomics extension

Browse Source
This commit is contained in:
Andrew Waterman
2016-05-21 16:58:01 -07:00
parent 765b90f6a4
commit 335e2c8a1e
3 changed files with 41 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
rocket/src/main/scala/csr.scala
View File

@ -180,8 +180,9 @@ class CSRFile(implicit p: Parameters) extends CoreModule()(p)
val system_insn = io.rw.cmd === CSR.I
val cpu_ren = io.rw.cmd =/= CSR.N && !system_insn
val isa_string = "IMA" +
val isa_string = "IM" +
(if (usingVM) "S" else "") +
(if (usingAtomics) "A" else "") +
(if (usingFPU) "FD" else "") +
(if (usingRoCC) "X" else "")
val isa = ((if (xLen == 32) BigInt(0) else BigInt(2)) << (xLen-2)) |