riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: unsafe cache cork discards outer d.sink

Browse Source
This commit is contained in:
Henry Cook 2017-10-11 00:30:51 -07:00
parent 1240cb275c
commit 329a5c35d4
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/tilelink/CacheCork.scala
View File

@ -98,6 +98,7 @@ class TLCacheCork(unsafe: Boolean = false)(implicit p: Parameters) extends LazyM
val d_d = Wire(in.d) val d_d = Wire(in.d)
d_d <> out.d d_d <> out.d
d_d.bits.source := out.d.bits.source >> 1 d_d.bits.source := out.d.bits.source >> 1
if (unsafe) { d_d.bits.sink := UInt(0) }
when (out.d.bits.opcode === AccessAckData && out.d.bits.source(0)) { when (out.d.bits.opcode === AccessAckData && out.d.bits.source(0)) {
d_d.bits.opcode := GrantData d_d.bits.opcode := GrantData