riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tile: BaseTileModule => BaseTileModuleImp

Browse Source
This commit is contained in:
Henry Cook
2018-01-02 17:55:54 -08:00
parent b0e1bc3071
commit 320900f76c
5 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/tile/RocketTile.scala
View File

@ -92,10 +92,10 @@ class RocketTile(
Resource(cpuDevice, "reg").bind(ResourceInt(BigInt(hartId)))
}
override lazy val module = new RocketTileModule(this)
override lazy val module = new RocketTileModuleImp(this)
}
class RocketTileModule(outer: RocketTile) extends BaseTileModule(outer)
class RocketTileModuleImp(outer: RocketTile) extends BaseTileModuleImp(outer)
with HasLazyRoCCModule[RocketTile]
with HasHellaCacheModule
with HasICacheFrontendModule {