riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

default to single tile in WithMemtest

Browse Source
This commit is contained in:
Howard Mao 2015-11-11 14:54:13 -08:00
parent 55581195eb
commit 31da692ccc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/Configs.scala
View File

@ -263,7 +263,7 @@ class WithMemtest extends Config (
case NTiles => site(NGeneratorTiles) case NTiles => site(NGeneratorTiles)
case NGeneratorTiles => 2 case NGeneratorTiles => 1
case NGeneratorsPerTile => 1 case NGeneratorsPerTile => 1
case GenerateUncached => true case GenerateUncached => true
case GenerateCached => true case GenerateCached => true