riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

change llc size

Browse Source
This commit is contained in:
Yunsup Lee 2012-07-24 14:10:29 -07:00
parent 6541cf22a4
commit 309193dd07
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
rocket/src/main/scala/top.scala
View File

@ -34,8 +34,9 @@ class Uncore(htif_width: Int, ntiles: Int, co: CoherencePolicyWithUncached) exte
val htif = new rocketHTIF(htif_width, NTILES, co) val htif = new rocketHTIF(htif_width, NTILES, co)
val hub = new CoherenceHubBroadcast(NTILES+1, co) val hub = new CoherenceHubBroadcast(NTILES+1, co)
val llc_leaf = Mem(2048, seqRead = true) { Bits(width = 64) } val llc_tag_leaf = Mem(1024, seqRead = true) { Bits(width = 72) }
val llc = new DRAMSideLLC(2048, 8, 4, llc_leaf, llc_leaf) val llc_data_leaf = Mem(4096, seqRead = true) { Bits(width = 64) }
val llc = new DRAMSideLLC(1024, 8, 4, llc_tag_leaf, llc_data_leaf)
for (i <- 0 until NTILES) { for (i <- 0 until NTILES) {
hub.io.tiles(i) <> io.tiles(i) hub.io.tiles(i) <> io.tiles(i)