riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

set pending_writes for puts

Browse Source
This commit is contained in:
Yunsup Lee 2015-03-17 18:35:04 -07:00
parent 504eedbf89
commit 2d7375760d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/cache.scala
View File

@ -814,7 +814,7 @@ class L2AcquireTracker(trackerId: Int, bankId: Int) extends L2XactTracker {
pending_reads := Mux(io.iacq().isSubBlockType(),
UIntToOH(io.iacq().addr_beat),
SInt(-1, width = innerDataBeats)).toUInt
pending_writes := UInt(0)
pending_writes := addPendingBit(io.inner.acquire)
pending_resps := UInt(0)
ifin_cnt := UInt(0)
ignt_q.io.enq.valid := Bool(true)