riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[tl2] give groundtest tile some output nodes

Browse Source
This commit is contained in:
Henry Cook
2016-11-14 18:09:17 -08:00
parent ab3dafb8bc
commit 2d68f12115
1 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/groundtest/Tile.scala
View File

@@ -105,10 +105,16 @@ class GroundTestTile(implicit val p: Parameters) extends LazyModule with HasGrou
val dcache = HellaCache(p(DCacheKey))(dcacheParams) val dcache = HellaCache(p(DCacheKey))(dcacheParams)
val ucLegacy = LazyModule(new TLLegacy()(p)) val ucLegacy = LazyModule(new TLLegacy()(p))
val cachedOut = TLOutputNode()
val uncachedOut = TLOutputNode()
cachedOut := dcache.node
uncachedOut := ucLegacy.node
val masterNodes = List(cachedOut, uncachedOut)
lazy val module = new LazyModuleImp(this) { lazy val module = new LazyModuleImp(this) {
val io = new Bundle { val io = new Bundle {
val cached = dcache.node.bundleOut val cached = cachedOut.bundleOut
val uncached = ucLegacy.node.bundleOut val uncached = uncachedOut.bundleOut
val success = Bool(OUTPUT) val success = Bool(OUTPUT)
} }