riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge branch 'master' into move-to-util

Browse Source
This commit is contained in:
Andrew Waterman
2016-09-29 14:42:11 -07:00
committed by GitHub
parent ab3219cf6e e928b741ce
commit 2bdf8c2be7
5 changed files with 106 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/Configs.scala
View File

@ -100,7 +100,7 @@ class BaseCoreplexConfig extends Config (
case UseCompressed => true
case DMKey => new DefaultDebugModuleConfig(site(NTiles), site(XLen))
case NCustomMRWCSRs => 0
case MtvecInit => None
case MtvecInit => Some(BigInt(0))
case MtvecWritable => true
//Uncore Paramters
case LNEndpoints => site(TLKey(site(TLId))).nManagers + site(TLKey(site(TLId))).nClients