Chisel implicit clock is now named clock, not clk
This commit is contained in:
2
chisel3
2
chisel3
Submodule chisel3 updated: dda64c1dee...b18e98ba2d
@ -84,16 +84,16 @@ int main(int argc, char** argv)
|
|||||||
// reset for several cycles to handle pipelined reset
|
// reset for several cycles to handle pipelined reset
|
||||||
for (int i = 0; i < 10; i++) {
|
for (int i = 0; i < 10; i++) {
|
||||||
tile->reset = 1;
|
tile->reset = 1;
|
||||||
tile->clk = 0;
|
tile->clock = 0;
|
||||||
tile->eval();
|
tile->eval();
|
||||||
tile->clk = 1;
|
tile->clock = 1;
|
||||||
tile->eval();
|
tile->eval();
|
||||||
tile->reset = 0;
|
tile->reset = 0;
|
||||||
}
|
}
|
||||||
done_reset = true;
|
done_reset = true;
|
||||||
|
|
||||||
while (!dtm->done() && !tile->io_success && trace_count < max_cycles) {
|
while (!dtm->done() && !tile->io_success && trace_count < max_cycles) {
|
||||||
tile->clk = 0;
|
tile->clock = 0;
|
||||||
tile->eval();
|
tile->eval();
|
||||||
#if VM_TRACE
|
#if VM_TRACE
|
||||||
bool dump = tfp && trace_count >= start;
|
bool dump = tfp && trace_count >= start;
|
||||||
@ -101,7 +101,7 @@ int main(int argc, char** argv)
|
|||||||
tfp->dump(static_cast<vluint64_t>(trace_count * 2));
|
tfp->dump(static_cast<vluint64_t>(trace_count * 2));
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
tile->clk = 1;
|
tile->clock = 1;
|
||||||
tile->eval();
|
tile->eval();
|
||||||
#if VM_TRACE
|
#if VM_TRACE
|
||||||
if (dump)
|
if (dump)
|
||||||
|
2
firrtl
2
firrtl
Submodule firrtl updated: 726c808375...8b12dcbb76
@ -2,10 +2,10 @@
|
|||||||
|
|
||||||
module TestDriver;
|
module TestDriver;
|
||||||
|
|
||||||
reg clk = 1'b0;
|
reg clock = 1'b0;
|
||||||
reg reset = 1'b1;
|
reg reset = 1'b1;
|
||||||
|
|
||||||
always #(`CLOCK_PERIOD/2.0) clk = ~clk;
|
always #(`CLOCK_PERIOD/2.0) clock = ~clock;
|
||||||
initial #777.7 reset = 0;
|
initial #777.7 reset = 0;
|
||||||
|
|
||||||
// Read input arguments and initialize
|
// Read input arguments and initialize
|
||||||
@ -48,7 +48,7 @@ module TestDriver;
|
|||||||
reg failure = 1'b0;
|
reg failure = 1'b0;
|
||||||
wire success;
|
wire success;
|
||||||
integer stderr = 32'h80000002;
|
integer stderr = 32'h80000002;
|
||||||
always @(posedge clk)
|
always @(posedge clock)
|
||||||
begin
|
begin
|
||||||
`ifdef GATE_LEVEL
|
`ifdef GATE_LEVEL
|
||||||
if (verbose)
|
if (verbose)
|
||||||
@ -88,7 +88,7 @@ module TestDriver;
|
|||||||
end
|
end
|
||||||
|
|
||||||
TestHarness testHarness(
|
TestHarness testHarness(
|
||||||
.clk(clk),
|
.clock(clock),
|
||||||
.reset(reset),
|
.reset(reset),
|
||||||
.io_success(success)
|
.io_success(success)
|
||||||
);
|
);
|
||||||
|
Reference in New Issue
Block a user