riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove fruitless debug()

Browse Source
This commit is contained in:
Andrew Waterman 2017-03-16 15:28:42 -07:00
parent 29414f3a23
commit 2a413e4496
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/groundtest/Comparator.scala
View File

@ -293,7 +293,6 @@ class ComparatorClient(val target: Long)(implicit val p: Parameters) extends Mod
val (idx, acq_done) = Counter( val (idx, acq_done) = Counter(
io.tl.acquire.fire() && io.tl.acquire.bits.last(), nOperations) io.tl.acquire.fire() && io.tl.acquire.bits.last(), nOperations)
debug(idx)
val timer = Module(new Timer(8192, xacts)) val timer = Module(new Timer(8192, xacts))
timer.io.start.valid := io.tl.acquire.fire() && io.tl.acquire.bits.first() timer.io.start.valid := io.tl.acquire.fire() && io.tl.acquire.bits.first()