riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove fsim, as it is the same as vsim, modulo CONFIG

Browse Source
This commit is contained in:
Andrew Waterman
2016-08-09 15:42:22 -07:00
parent 1b8f919db2
commit 2906c75167
7 changed files with 12 additions and 375 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
.travis.yml
View File

@ -47,7 +47,6 @@ before_install:
script:
- make vsim-verilog -C regression SUITE=$SUITE TORTURE_CONFIG=default CHISEL_VERSION=$CHISEL_VERSION
- make fsim-verilog -C regression SUITE=$SUITE TORTURE_CONFIG=default CHISEL_VERSION=$CHISEL_VERSION
- make emulator-ndebug -C regression SUITE=$SUITE TORTURE_CONFIG=default CHISEL_VERSION=$CHISEL_VERSION
- make emulator-regression-tests -C regression SUITE=$SUITE TORTURE_CONFIG=default CHISEL_VERSION=$CHISEL_VERSION