riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Make any intervening load/store/fence fail an LR/SC sequence

Browse Source 
This catches LR/SC misuses more quickly.
This commit is contained in:
Andrew Waterman
2016-10-03 17:44:31 -07:00
parent 23c8b06d4a
commit 28beb33943
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/dcache.scala
View File

@ -197,7 +197,7 @@ class DCache(implicit p: Parameters) extends L1HellaCacheModule()(p) {
lrscAddr := s2_req.addr >> blockOffBits
}
when (lrscValid) { lrscCount := lrscCount - 1 }
when ((s2_valid_hit && s2_sc) || io.cpu.invalidate_lr) { lrscCount := 0 }
when ((s2_valid_masked && lrscValid) || io.cpu.invalidate_lr) { lrscCount := 0 }
// pending store buffer
val pstore1_cmd = RegEnable(s1_req.cmd, s1_valid_not_nacked && s1_write)