riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

new tilelink arbiter types, reduced release xact trackers

Browse Source
This commit is contained in:
Henry Cook committed 2013-07-09 15:41:27 -07:00
1 parent c5f01f3f87
commit 2796de01bf
6 files changed
+6 -6
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

chisel
+1 -1
Submodule chisel updated: 11cb15ba9a...2c93b2d07d.
riscv-rocket
+1 -1
Submodule riscv-rocket updated: 00a230c369...9ace637d7b.
riscv-tools
+1 -1
Submodule riscv-tools updated: e3c80a865a...e35c6e9735.
src/main/scala/RocketChip.scala
+1 -1
View File
@@ -298,7 +298,7 @@ class OuterMemorySystem(htif_width: Int, clientEndpoints: Seq[ClientCoherenceAge
val conv = new MemIOUncachedTileLinkIOConverter(2)(ucWithHtifConf) val conv = new MemIOUncachedTileLinkIOConverter(2)(ucWithHtifConf)
if(lnWithHtifConf.nMasters > 1) { if(lnWithHtifConf.nMasters > 1) {
val arb = new UncachedTileLinkIOArbiter(lnWithHtifConf.nMasters, conf.co)(lnWithHtifConf) val arb = new UncachedTileLinkIOArbiterThatAppendsArbiterId(lnWithHtifConf.nMasters, conf.co)(lnWithHtifConf)
arb.io.in zip masterEndpoints.map(_.io.master) map { case (arb, cache) => arb <> cache } arb.io.in zip masterEndpoints.map(_.io.master) map { case (arb, cache) => arb <> cache }
conv.io.uncached <> arb.io.out conv.io.uncached <> arb.io.out
} else { } else {
src/main/scala/fpga.scala
+1 -1
View File
@@ -31,7 +31,7 @@ class FPGAOuterMemorySystem(htif_width: Int, clientEndpoints: Seq[ClientCoherenc
val conv = new MemIOUncachedTileLinkIOConverter(2)(ucWithHtifConf) val conv = new MemIOUncachedTileLinkIOConverter(2)(ucWithHtifConf)
if(lnWithHtifConf.nMasters > 1) { if(lnWithHtifConf.nMasters > 1) {
val arb = new UncachedTileLinkIOArbiter(lnWithHtifConf.nMasters, conf.co)(lnWithHtifConf) val arb = new UncachedTileLinkIOArbiterThatAppendsArbiterId(lnWithHtifConf.nMasters, conf.co)(lnWithHtifConf)
arb.io.in zip masterEndpoints.map(_.io.master) map { case (arb, cache) => arb <> cache } arb.io.in zip masterEndpoints.map(_.io.master) map { case (arb, cache) => arb <> cache }
conv.io.uncached <> arb.io.out conv.io.uncached <> arb.io.out
} else { } else {
uncore
+1 -1
Submodule uncore updated: f238f04fd9...cd75291f29.