riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: Unit Test passes!

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-12 18:39:50 -07:00
parent 9874bc553a
commit 273d3a73f2
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/junctions/unittests/UnitTest.scala
View File

@ -39,7 +39,7 @@ class UnitTestSuite(implicit p: Parameters) extends Module {
state := Mux(test_idx === UInt(tests.size - 1), s_done, s_start) state := Mux(test_idx === UInt(tests.size - 1), s_done, s_start)
} }
val timer = Module(new Timer(1000, tests.size)) val timer = Module(new Timer(50000, tests.size))
timer.io.start.valid := Bool(false) timer.io.start.valid := Bool(false)
timer.io.stop.valid := Bool(false) timer.io.stop.valid := Bool(false)

2
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -81,7 +81,7 @@ class TLFuzzer(nOperations: Int, inFlight: Int = 32) extends LazyModule
// Progress through operations // Progress through operations
val num_reqs = Reg(init = UInt(nOperations-1, log2Up(nOperations))) val num_reqs = Reg(init = UInt(nOperations-1, log2Up(nOperations)))
val num_resps = Reg(init = UInt(nOperations-1, log2Up(nOperations))) val num_resps = Reg(init = UInt(nOperations-1, log2Up(nOperations)))
io.finished := num_resps =/= UInt(0) io.finished := num_resps === UInt(0)
// Progress within each operation // Progress within each operation
val a = out.a.bits val a = out.a.bits