riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

AsyncBundle: save a wasted bit when depth=1

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-25 18:11:01 -08:00
parent d755edffcc
commit 233280e7d2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/util/AsyncBundle.scala
View File

@ -9,8 +9,8 @@ final class AsyncBundle[T <: Data](val depth: Int, gen: T) extends Bundle
{ {
require (isPow2(depth)) require (isPow2(depth))
val mem = Vec(depth, gen) val mem = Vec(depth, gen)
val ridx = UInt(width = log2Up(depth)+1).flip val ridx = UInt(width = log2Ceil(depth)+1).flip
val widx = UInt(width = log2Up(depth)+1) val widx = UInt(width = log2Ceil(depth)+1)
val ridx_valid = Bool().flip val ridx_valid = Bool().flip
val widx_valid = Bool() val widx_valid = Bool()
val source_reset_n = Bool() val source_reset_n = Bool()