riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

allow BACKEND/CONFIG be environment variables

Browse Source
This commit is contained in:
Yunsup Lee 2014-09-17 10:48:56 -07:00
parent 484648d9c7
commit 221007595b
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
fsim/Makefile
View File

@ -15,8 +15,8 @@ mem_gen = $(base_dir)/fsim/fpga_mem_gen
sim_dir = . sim_dir = .
output_dir = $(sim_dir)/output output_dir = $(sim_dir)/output
BACKEND = fpga BACKEND ?= fpga
CONFIG = DefaultFPGAConfig CONFIG ?= DefaultFPGAConfig
include $(base_dir)/Makefrag include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag include $(sim_dir)/Makefrag

4
vsim/Makefile
View File

@ -15,8 +15,8 @@ mem_gen = $(base_dir)/vsim/vlsi_mem_gen
sim_dir = . sim_dir = .
output_dir = $(sim_dir)/output output_dir = $(sim_dir)/output
BACKEND = rocketchip.RocketChipBackend BACKEND ?= rocketchip.RocketChipBackend
CONFIG = DefaultVLSIConfig CONFIG ?= DefaultVLSIConfig
include $(base_dir)/Makefrag include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag include $(sim_dir)/Makefrag