riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tileink: FIFOFixer should cope with zero-latency devices

Browse Source
This commit is contained in:
Yunsup Lee 2017-07-19 19:38:27 -07:00
parent 4d784ad693
commit 21954c1c73
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/FIFOFixer.scala
View File

@ -74,8 +74,8 @@ class TLFIFOFixer(policy: TLFIFOFixer.Policy = TLFIFOFixer.all)(implicit p: Para
// Keep one bit for each source recording if there is an outstanding request that must be made FIFO // Keep one bit for each source recording if there is an outstanding request that must be made FIFO
// Sources unused in the stall signal calculation should be pruned by DCE // Sources unused in the stall signal calculation should be pruned by DCE
val flight = RegInit(Vec.fill(edgeIn.client.endSourceId) { Bool(false) }) val flight = RegInit(Vec.fill(edgeIn.client.endSourceId) { Bool(false) })
when (d_first && in.d.fire()) { flight(in.d.bits.source) := Bool(false) }
when (a_first && in.a.fire()) { flight(in.a.bits.source) := !a_notFIFO } when (a_first && in.a.fire()) { flight(in.a.bits.source) := !a_notFIFO }
when (d_first && in.d.fire()) { flight(in.d.bits.source) := Bool(false) }
val stalls = edgeIn.client.clients.filter(c => c.requestFifo && c.sourceId.size > 1).map { c => val stalls = edgeIn.client.clients.filter(c => c.requestFifo && c.sourceId.size > 1).map { c =>
val a_sel = c.sourceId.contains(in.a.bits.source) val a_sel = c.sourceId.contains(in.a.bits.source)