riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

WIP on new memory map

Browse Source
This commit is contained in:
Andrew Waterman committed 2016-04-27 14:57:54 -07:00
1 parent 48170fd9aa
commit 1f211b37df
17 files changed
+110 -466
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

README.md
-1
View File
@@ -365,7 +365,6 @@ Top.DefaultVLSIConfig.conf file:
Top.DefaultVLSIConfig.prm
Top.DefaultVLSIConfig.v
consts.DefaultVLSIConfig.vh
memdessertMemDessert.DefaultVLSIConfig.v
$ cat $ROCKETCHIP/vsim/generated-src/*.conf
name MetadataArray_tag_arr depth 128 width 84 ports mwrite,read mask_gran 21
name ICache_tag_array depth 128 width 38 ports mrw mask_gran 19