riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Update README.md

Browse Source
This commit is contained in:
Henry Cook 2015-07-15 16:25:04 -07:00
parent 4c7c3f5bb2
commit 1e977d12f2
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
README.md
View File

@ -37,12 +37,12 @@ the
### Building The Project ### Building The Project
To build the C simulator: First, to build the C simulator:
$ cd emulator $ cd emulator
$ make $ make
To build the VCS simulator: Or to build the VCS simulator:
$ cd vsim $ cd vsim
$ make $ make
@ -51,7 +51,7 @@ In either case, you can run a set of assembly tests or simple benchmarks
(Assuming you have N cores on your host system): (Assuming you have N cores on your host system):
$ make -jN run-asm-tests $ make -jN run-asm-tests
$ make -jN run-bmarks-test $ make -jN run-bmark-tests
To build a C simulator that is capable of VCD waveform generation: To build a C simulator that is capable of VCD waveform generation:
@ -61,7 +61,7 @@ To build a C simulator that is capable of VCD waveform generation:
And to run the assembly tests on the C simulator and generate waveforms: And to run the assembly tests on the C simulator and generate waveforms:
$ make -jN run-asm-tests-debug $ make -jN run-asm-tests-debug
$ make -jN run-bmarks-test-debug $ make -jN run-bmark-tests-debug
To generate FPGA-synthesizable verilog (output will be in `fsim/generated-src`): To generate FPGA-synthesizable verilog (output will be in `fsim/generated-src`):