riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

back to NTILES=1

Browse Source
This commit is contained in:
Yunsup Lee
2013-08-24 13:10:30 -07:00
parent 199e76fc77
commit 1e3ac0afa9
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/RocketChip.scala
View File

@@ -9,7 +9,7 @@ import scala.collection.mutable.ArrayBuffer
import scala.collection.mutable.HashMap
object DummyTopLevelConstants {
val NTILES = 2
val NTILES = 1
val NBANKS = 1
val HTIF_WIDTH = 16
val ENABLE_SHARING = true