riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix bug in WriteMaskedPutBlockRegression

Browse Source
This commit is contained in:
Howard Mao 2016-07-19 14:42:23 -07:00
parent bc39d52655
commit 1dac2930eb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest/src/main/scala/Regression.scala
View File

@ -352,7 +352,7 @@ class WriteMaskedPutBlockRegression(implicit p: Parameters) extends Regression()
io.finished := (state === s_done) io.finished := (state === s_done)
val data_mismatch = io.mem.grant.fire() && io.mem.grant.bits.hasData() && val data_mismatch = io.mem.grant.fire() && io.mem.grant.bits.hasData() &&
state =/= UInt(0) && io.mem.grant.bits.data =/= get_data stage =/= UInt(0) && io.mem.grant.bits.data =/= get_data
assert(!data_mismatch, "WriteMaskedPutBlockRegression: data does not match") assert(!data_mismatch, "WriteMaskedPutBlockRegression: data does not match")
io.errored := data_mismatch io.errored := data_mismatch
} }