riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

changes to the vector exception interface

Browse Source
This commit is contained in:
Yunsup Lee
2012-03-11 21:38:47 -07:00
parent 113a94a21d
commit 1ba5e7b865
3 changed files with 62 additions and 60 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/cpu.scala
View File

@ -193,9 +193,13 @@ class rocketProc(resetSignal: Bool = null) extends Component(resetSignal)
ctrl.io.vec_iface.vpfximm2q_ready := vu.io.vec_pfximm2q.ready
ctrl.io.vec_iface.vpfcntq_ready := vu.io.vec_pfcntq.ready
// user level vector command queue ready signals
ctrl.io.vec_iface.vcmdq_user_ready := vu.io.vec_cmdq_user_ready
ctrl.io.vec_iface.vximm1q_user_ready := vu.io.vec_ximm1q_user_ready
ctrl.io.vec_iface.vximm2q_user_ready := vu.io.vec_ximm2q_user_ready
// fences
ctrl.io.vec_iface.vfence_ready := vu.io.vec_fence_ready
ctrl.io.vec_iface.vhold_ready := vu.io.vec_hold_ready
// exceptions
vu.io.xcpt.exception := ctrl.io.vec_iface.exception