riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Filter: can claim to be out-of-order when you are not

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-11-13 13:15:56 -08:00
parent 58a93e2100
commit 1902ba063a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/Filter.scala
View File

@ -42,7 +42,7 @@ class TLFilter(
require (m.supportsPutFull.contains(o.supportsPutFull))
require (m.supportsPutPartial.contains(o.supportsPutPartial))
require (m.supportsHint.contains(o.supportsHint))
require (m.fifoId == o.fifoId) // could relax this, but hard to validate
require (!o.fifoId.isDefined || m.fifoId == o.fifoId)
}
out
})})