riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

move junctions utils into top-level utils package

Browse Source
This commit is contained in:
Howard Mao
2016-09-13 20:22:20 -07:00
parent 7dd4492abb
commit 1882241493
25 changed files with 293 additions and 267 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink/Definitions.scala
View File

@ -90,7 +90,7 @@ trait HasTileLinkParameters {
abstract class TLModule(implicit val p: Parameters) extends Module
with HasTileLinkParameters
abstract class TLBundle(implicit val p: Parameters) extends junctions.ParameterizedBundle()(p)
abstract class TLBundle(implicit val p: Parameters) extends util.ParameterizedBundle()(p)
with HasTileLinkParameters
/** Base trait for all TileLink channels */

2
src/main/scala/uncore/tilelink/Network.scala
View File

@ -61,7 +61,7 @@ class BasicCrossbar[T <: Data](conf: CrossbarConfig[T]) extends AbstractCrossbar
abstract class LogicalNetwork extends Module
class LogicalHeader(implicit p: Parameters) extends junctions.ParameterizedBundle()(p) {
class LogicalHeader(implicit p: Parameters) extends util.ParameterizedBundle()(p) {
val src = UInt(width = p(LNHeaderBits))
val dst = UInt(width = p(LNHeaderBits))
}