riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #1053 from freechipsproject/resource-cacheable

Browse Source 
tilelink: cacheable resource permission
This commit is contained in:
Henry Cook 2017-10-12 17:49:49 -07:00 committed by GitHub
commit 1852ccd8f3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/Parameters.scala
View File

@ -64,7 +64,7 @@ case class TLManagerParameters(
r = supportsAcquireB || supportsGet, r = supportsAcquireB || supportsGet,
w = supportsAcquireT || supportsPutFull, w = supportsAcquireT || supportsPutFull,
x = executable, x = executable,
c = supportsAcquireB)) c = regionType >= RegionType.UNCACHED))
} }
} }