riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

apb: add a TileLink to APB bridge and unittest it

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-12-15 14:16:01 -08:00
parent ed091f55e6
commit 16febe7e94
3 changed files with 103 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/apb/Test.scala
View File

@ -25,7 +25,7 @@ class APBFuzzBridge()(implicit p: Parameters) extends LazyModule
val gpio = LazyModule(new RRTest0(0x100))
model.node := fuzz.node
// xbar.node := TLToAPB()(model.node)
xbar.node := TLToAPB()(model.node)
ram.node := xbar.node
gpio.node := xbar.node