riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

debug: use consistent coding style (Reg(init ... ) vs RegInit)

Browse Source
This commit is contained in:
Megan Wachs 2017-06-27 13:39:44 -07:00
parent 3b9550ede3
commit 136e4b6c27
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/CSR.scala
View File

@ -212,7 +212,7 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
reset_dcsr.xdebugver := 1
reset_dcsr.prv := PRV.M
val reg_dcsr = Reg(init=reset_dcsr)
val reg_debugint = RegInit(Bool(false), next = io.interrupts.debug)
val reg_debugint = Reg(init=Bool(false), next=io.interrupts.debug)
val (supported_interrupts, delegable_interrupts) = {
val sup = Wire(new MIP)