riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocket: seip (int 9) is only present if VM is enabled (#699)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-04-24 15:58:33 -07:00 committed by GitHub
parent d0f3004097
commit 11ff4dfbb9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/tile/Interrupts.scala
View File

@ -30,7 +30,8 @@ trait HasExternalInterrupts extends HasTileParameters {
// debug, msip, mtip, meip, seip, lip offsets in CSRs
def csrIntMap: List[Int] = {
val nlips = tileParams.core.nLocalInterrupts
List(65535, 3, 7, 11, 9) ++ List.tabulate(nlips)(_ + 16)
val seip = if (usingVM) Seq(9) else Nil
List(65535, 3, 7, 11) ++ seip ++ List.tabulate(nlips)(_ + 16)
}
}