Hierarchicalize D$ config
This commit is contained in:
1 parent
3f8c60bbd6
commit
114226252b
5 files changed
+50
-56
No files matched your search
@@ -107,9 +107,7 @@ class GroundTestTile(resetSignal: Bool)
|
||||
val memPorts = ListBuffer.empty ++= test.io.mem
|
||||
|
||||
if (nCached > 0) {
|
||||
val dcache_io =
|
||||
if (p(NMSHRs) == 0) Module(new DCache()(dcacheParams)).io
|
||||
else Module(new HellaCache()(dcacheParams)).io
|
||||
val dcache_io = HellaCache(p(DCacheKey))(dcacheParams)
|
||||
val dcacheArb = Module(new HellaCacheArbiter(nCached)(dcacheParams))
|
||||
|
||||
dcacheArb.io.requestor.zip(test.io.cache).foreach {
|
||||
|
||||
Reference in new issue
Block a user