riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

groundtest: gracefully handle zero uncached ports

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-18 17:26:28 -08:00
parent 03bca77b33
commit 10dd6070ad
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/groundtest/Tile.scala
View File

@ -146,9 +146,14 @@ class GroundTestTile(implicit val p: Parameters) extends LazyModule with HasGrou
ptw.io.requestors <> ptwPorts ptw.io.requestors <> ptwPorts
} }
val uncachedArb = Module(new ClientUncachedTileLinkIOArbiter(uncachedArbPorts.size)) if (uncachedArbPorts.isEmpty) {
uncachedArb.io.in <> uncachedArbPorts ucLegacy.module.io.legacy.acquire.valid := Bool(false)
ucLegacy.module.io.legacy <> uncachedArb.io.out ucLegacy.module.io.legacy.grant.ready := Bool(true)
} else {
val uncachedArb = Module(new ClientUncachedTileLinkIOArbiter(uncachedArbPorts.size))
uncachedArb.io.in <> uncachedArbPorts
ucLegacy.module.io.legacy <> uncachedArb.io.out
}
io.success := test.io.status.finished io.success := test.io.status.finished
} }