riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

support memory transaction aborts

Browse Source
This commit is contained in:
Andrew Waterman 2012-03-06 00:31:44 -08:00
parent 82822dfeec
commit 1024a460f2
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/coherence.scala
View File

@ -395,6 +395,8 @@ class CoherenceHubNull extends CoherenceHub {
x_rep.bits.global_xact_id := UFix(0) // don't care x_rep.bits.global_xact_id := UFix(0) // don't care
x_rep.bits.data := io.mem.resp.bits.data x_rep.bits.data := io.mem.resp.bits.data
x_rep.valid := io.mem.resp.valid || x_init.valid && is_write x_rep.valid := io.mem.resp.valid || x_init.valid && is_write
io.tiles(0).xact_abort.valid := Bool(false)
} }