riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[tl2] won't need putthrough opcode

Browse Source
This commit is contained in:
Henry Cook 2016-11-18 10:03:29 -08:00
parent 001d9821bd
commit 10112da4e7
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/uncore/tilelink2/Bundles.scala
View File

@ -27,7 +27,6 @@ object TLMessages
val AccessAck = UInt(0) // . . val AccessAck = UInt(0) // . .
val AccessAckData = UInt(1) // . . val AccessAckData = UInt(1) // . .
val HintAck = UInt(2) // . . val HintAck = UInt(2) // . .
//val PutThroughData = UInt(3) // . // future extension ?
val ProbeAck = UInt(4) // . val ProbeAck = UInt(4) // .
val ProbeAckData = UInt(5) // . val ProbeAckData = UInt(5) // .
val Release = UInt(6) // . => ReleaseAck val Release = UInt(6) // . => ReleaseAck