riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[tracegen] remove TL1 noisemaker, use io.finish and catch simulation exit (#528)

Browse Source
This commit is contained in:
Henry Cook
2017-01-25 12:10:49 -08:00
committed by GitHub
parent d1dedd25e7
commit 0fe2899c74
3 changed files with 5 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/groundtest/Configs.scala
View File

@ -149,7 +149,7 @@ class WithCacheRegressionTest extends Config((site, here, up) => {
class WithTraceGen extends Config((site, here, up) => {
case GroundTestKey => Seq.fill(site(NTiles)) {
GroundTestTileSettings(uncached = 1, cached = 1)
GroundTestTileSettings(uncached = 0, cached = 1)
}
case BuildGroundTest =>
(p: Parameters) => Module(new GroundTestTraceGenerator()(p))