riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocket icache: tie off b ready

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-03-19 17:18:50 -07:00
parent c9459fe4eb
commit 0c92283a61
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/rocket/ICache.scala
View File

@ -156,6 +156,7 @@ class ICacheModule(outer: ICache) extends LazyModuleImp(outer)
fromSource = UInt(0),
toAddress = (refill_addr >> blockOffBits) << blockOffBits,
lgSize = lgCacheBlockBytes)._2
tl_out.b.ready := Bool(true)
tl_out.c.valid := Bool(false)
tl_out.e.valid := Bool(false)