riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

re-enable SCs inflight with other requests

Browse Source
This commit is contained in:
Howard Mao
2016-07-26 22:21:41 -07:00
parent df07771fa0
commit 0bd7ef1278
1 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
groundtest/src/main/scala/TraceGen.scala
View File

@@ -442,8 +442,7 @@ class TraceGenerator(id: Int)
} }
} }
// Delay finished, send SC request // Delay finished, send SC request
//when (opInProgress === UInt(3)) { when (opInProgress === UInt(3)) {
when (opInProgress === UInt(3) && !reqValid && reqCount === respCount) {
when (canSendFreshReq) { when (canSendFreshReq) {
// Set command, but leave address // Set command, but leave address
// i.e. use same address as LR did // i.e. use same address as LR did