riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

type casting

Browse Source
This commit is contained in:
Huy Vo 2012-07-18 13:03:06 -07:00
parent f42c6afed2
commit 0a97d6ab4d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/dpath.scala
View File

@ -344,7 +344,7 @@ class rocketDpath extends Component
val mem_ll_waddr = Mux(dmem_resp_replay, dmem_resp_waddr, val mem_ll_waddr = Mux(dmem_resp_replay, dmem_resp_waddr,
Mux(div.io.resp_val, div.io.resp_tag, Mux(div.io.resp_val, div.io.resp_tag,
Mux(mul_io.resp_val, mul_io.resp_tag, Mux(mul_io.resp_val, mul_io.resp_tag,
mem_reg_waddr))) mem_reg_waddr))).toUFix
val mem_ll_wdata = Mux(div.io.resp_val, div.io.resp_bits, val mem_ll_wdata = Mux(div.io.resp_val, div.io.resp_bits,
Mux(mul_io.resp_val, mul_io.resp_bits, Mux(mul_io.resp_val, mul_io.resp_bits,
Mux(io.ctrl.mem_fp_val && io.ctrl.mem_wen, io.fpu.toint_data, Mux(io.ctrl.mem_fp_val && io.ctrl.mem_wen, io.fpu.toint_data,