riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Explicitly name PlusArg serializers as *_cHeader

Browse Source 
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>
This commit is contained in:
Schuyler Eldridge
2018-01-15 17:00:12 -05:00
parent cfd49f87c1
commit 09c1d034fa
2 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/BaseCoreplex.scala
View File

@@ -21,7 +21,7 @@ abstract class BareCoreplexModule[+L <: BareCoreplex](_outer: L) extends LazyMod
ElaborationArtefacts.add("graphml", outer.graphML)
ElaborationArtefacts.add("dts", outer.dts)
ElaborationArtefacts.add("json", outer.json)
ElaborationArtefacts.add("plusArgs", PlusArgArtefacts.serialize)
ElaborationArtefacts.add("plusArgs", PlusArgArtefacts.serialize_cHeader)
println(outer.dts)
}