riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: Fragmenter should combine errors

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-10-30 12:22:47 -07:00
parent 13d0bf6808
commit 0992a459be
1 changed files with 10 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/main/scala/tilelink/Fragmenter.scala
View File

@ -186,17 +186,18 @@ class TLFragmenter(val minSize: Int, val maxSize: Int, val alwaysMin: Boolean =
in.d.bits.source := out.d.bits.source >> addedBits in.d.bits.source := out.d.bits.source >> addedBits
in.d.bits.size := Mux(dFirst, dFirst_size, dOrig) in.d.bits.size := Mux(dFirst, dFirst_size, dOrig)
// The specification requires that error transition LOW=>HIGH only once per burst.
// Since we fragmented a big burst into mulitple little bursts, we need to OR them.
val r_error = RegInit(Bool(false))
val d_error = r_error || out.d.bits.error
when (out.d.fire()) { r_error := !dLast && d_error }
in.d.bits.error := d_error
if (earlyAck) { if (earlyAck) {
// If you do early Ack, errors may not be dropped // If you do early Ack, errors may not be dropped
// ... which roughly means: Puts may not fail // ... which roughly means: Puts must error on the first burst
assert (!out.d.valid || !out.d.bits.error || !drop) // (dPut && !dFirst) => d.error === r_error
in.d.bits.error := out.d.bits.error assert (!out.d.valid || !dHasData || dFirst || out.d.bits.error === r_error, "Slave device error behaviour unsuitable for earlyAck")
} else {
// Combine the error flag
val r_error = RegInit(Bool(false))
val d_error = r_error | out.d.bits.error
when (out.d.fire()) { r_error := Mux(drop, d_error, UInt(0)) }
in.d.bits.error := d_error
} }
// What maximum transfer sizes do downstream devices support? // What maximum transfer sizes do downstream devices support?