riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

PLIC: Add maxPri as well as ndev in DTS

Browse Source
This commit is contained in:
Megan Wachs
2017-07-13 13:18:50 -07:00
committed by GitHub
parent b7f1ba3428
commit 0800fd3ed9
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/devices/tilelink/Plic.scala
View File

@@ -68,6 +68,7 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
val extra = Map( val extra = Map(
"interrupt-controller" -> Nil, "interrupt-controller" -> Nil,
"riscv,ndev" -> Seq(ResourceInt(nDevices)), "riscv,ndev" -> Seq(ResourceInt(nDevices)),
"riscv,maxpri" -> Seq(ResourceInt(maxPriorities)),
"#interrupt-cells" -> Seq(ResourceInt(1))) "#interrupt-cells" -> Seq(ResourceInt(1)))
Description(name, mapping ++ extra) Description(name, mapping ++ extra)
} }