riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 broadcast: support bufferless Config

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-16 12:25:11 -08:00
parent 3703ed39f7
commit 06a7b95d0d
3 changed files with 6 additions and 26 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -20,10 +20,6 @@ case object NMemoryChannels extends Field[Int]
case object NBanksPerMemoryChannel extends Field[Int]
/** Number of tracker per bank */
case object NTrackersPerBank extends Field[Int]
/** Least significant bit of address used for bank partitioning */
case object BankIdLSB extends Field[Int]
/** Function for building some kind of coherence manager agent */
case object BuildL2CoherenceManager extends Field[(Int, Parameters) => CoherenceAgent]
/** The file to read the BootROM contents from */
case object BootROMFile extends Field[String]