riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

TLZero: include a version number

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-06-28 15:12:46 -07:00
1 parent 48390ed604
commit 02aa80a958
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
src/main/scala/uncore/tilelink2/Zero.scala
+1 -1
View File
@@ -8,7 +8,7 @@ import diplomacy._
class TLZero(address: AddressSet, executable: Boolean = true, beatBytes: Int = 4)(implicit p: Parameters) extends LazyModule
{
val device = new SimpleDevice("rom", Seq("ucbbar,cacheable-zero"))
val device = new SimpleDevice("rom", Seq("ucbbar,cacheable-zero0"))
val node = TLManagerNode(Seq(TLManagerPortParameters(
Seq(TLManagerParameters(