riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

implement transaction finish messages

Browse Source
This commit is contained in:
Andrew Waterman 2012-03-06 15:47:19 -08:00
parent 1024a460f2
commit 012b991ffe
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/coherence.scala
View File

@ -397,6 +397,7 @@ class CoherenceHubNull extends CoherenceHub {
x_rep.valid := io.mem.resp.valid || x_init.valid && is_write x_rep.valid := io.mem.resp.valid || x_init.valid && is_write
io.tiles(0).xact_abort.valid := Bool(false) io.tiles(0).xact_abort.valid := Bool(false)
io.tiles(0).xact_finish.ready := Bool(true)
} }