riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Allow the regression Makefile to clean all targets

Browse Source
This commit is contained in:
Palmer Dabbelt 2016-01-30 20:56:00 -08:00
parent c9a2b7d109
commit 00465b15c3
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fsim/Makefile
View File

@ -21,7 +21,9 @@ TB ?= rocketTestHarness
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
ifneq ($(MAKECMDGOALS),clean)
-include $(generated_dir)/$(MODEL).$(CONFIG).d
endif
include $(base_dir)/vsim/Makefrag-verilog
all: $(simv)

6
regression/Makefile
View File

@ -29,9 +29,9 @@ TORTURE_SAVE_DIR ?= torture-failures
.PHONY: clean
clean:
rm -rf stamps $(abspath $(RISCV))
$(MAKE) -C $(abspath $(TOP)/vsim) clean
$(MAKE) -C $(abspath $(TOP)/fsim) clean
$(MAKE) -C $(abspath $(TOP)/emulator) clean
$(MAKE) RISCV=$(RISCV) -C $(abspath $(TOP)/vsim) clean
$(MAKE) RISCV=$(RISCV) -C $(abspath $(TOP)/fsim) clean
$(MAKE) RISCV=$(RISCV) -C $(abspath $(TOP)/emulator) clean
# These are the named regression targets. While it's expected you run them in
# this order, since there's dependencies for everything it doesn't actually