30 lines
648 B
Scala
30 lines
648 B
Scala
|
// See LICENSE for license details.
|
||
|
|
|
||
|
|
package uncore.tilelink2
|
||
|
|
|
||
|
|
import Chisel._
|
||
|
|
|
||
|
|
case class ExampleParams(num: Int, address: BigInt)
|
||
|
|
|
||
|
|
trait ExampleBundle
|
||
|
|
{
|
||
|
|
val params: ExampleParams
|
||
|
|
val gpio = UInt(width = params.num)
|
||
|
|
}
|
||
|
|
|
||
|
|
trait ExampleModule extends HasRegMap
|
||
|
|
{
|
||
|
|
val params: ExampleParams
|
||
|
|
val io: ExampleBundle
|
||
|
|
|
||
|
|
val state = RegInit(UInt(0))
|
||
|
|
io.gpio := state
|
||
|
|
|
||
|
|
regmap(0 -> Seq(RegField(params.num, state)))
|
||
|
|
}
|
||
|
|
|
||
|
|
// Create a concrete TL2 version of the abstract Example slave
|
||
|
|
class TLExample(p: ExampleParams) extends TLRegisterRouter(p.address)(
|
||
|
|
new TLRegBundle(p, _) with ExampleBundle)(
|
||
|
|
new TLRegModule(p, _, _) with ExampleModule)
|