2017-08-01 06:12:45 +02:00
|
|
|
// See LICENSE.SiFive for license details.
|
2017-07-23 17:31:04 +02:00
|
|
|
|
|
|
|
package freechips.rocketchip.coreplex
|
|
|
|
|
|
|
|
import Chisel._
|
|
|
|
import freechips.rocketchip.config.Parameters
|
|
|
|
import freechips.rocketchip.tile.ResetVectorBits
|
|
|
|
|
|
|
|
/** A single place for all tiles to find out the reset vector */
|
|
|
|
trait HasResetVectorWire {
|
|
|
|
implicit val p: Parameters
|
|
|
|
val resetVectorBits = p(ResetVectorBits)
|
|
|
|
val global_reset_vector = Wire(UInt(width = resetVectorBits))
|
|
|
|
}
|