riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
26194b3078
rocket-chip/.travis.yml

75 lines
2.0 KiB
YAML
Raw Normal View History

Don't allow travis to recurse through submodules
2016-05-25 20:21:06 +02:00
git:
submodules: false
add travis support and tests
2015-08-25 22:29:20 +02:00
language: scala
Heterogeneous Tiles (#550) Fundamental new features: * Added tile package: This package is intended to hold components re-usable across different types of tile. Will be the future location of TL2-RoCC accelerators and new diplomatic versions of intra-tile interfaces. * Adopted [ModuleName]Params convention: Code base was very inconsistent about what to name case classes that provide parameters to modules. Settled on calling them [ModuleName]Params to distinguish them from config.Parameters and config.Config. So far applied mostly only to case classes defined within rocket and tile. * Defined RocketTileParams: A nested case class containing case classes for all the components of a tile (L1 caches and core). Allows all such parameters to vary per-tile. * Defined RocketCoreParams: All the parameters that can be varied per-core. * Defined L1CacheParams: A trait defining the parameters common to L1 caches, made concrete in different derived case classes. * Defined RocketTilesKey: A sequence of RocketTileParams, one for every tile to be created. * Provided HeterogeneousDualCoreConfig: An example of making a heterogeneous chip with two cores, one big and one little. * Changes to legacy code: ReplacementPolicy moved to package util. L1Metadata moved to package tile. Legacy L2 cache agent removed because it can no longer share the metadata array implementation with the L1. Legacy GroundTests on life support. Additional changes that got rolled in along the way: * rocket: Fix critical path through BTB for I$ index bits > pgIdxBits * coreplex: tiles connected via :=* * groundtest: updated to use TileParams * tilelink: cache cork requirements are relaxed to allow more cacheless masters
2017-02-09 22:59:09 +01:00
# run on new infrastructure
sudo: false
cache:
apt: true
directories:
$HOME/.ivy2
regression/install
emulator/verilator
# packages needed to build riscv-tools
addons:
apt:
sources:
- ubuntu-toolchain-r-test
packages:
- gcc-4.8
- g++-4.8
- gperf
- autoconf
- automake
- autotools-dev
- libmpc-dev
- libmpfr-dev
- libgmp-dev
- gawk
- build-essential
- bison
- flex
- texinfo
travis: add dependency on device-tree-compiler
2017-03-25 04:59:33 +01:00
- device-tree-compiler
Bump riscv-tools, to get some -mcmodel=medany fixes (#739)
2017-05-12 06:04:33 +02:00
- libusb-1.0-0-dev
add travis support and tests
2015-08-25 22:29:20 +02:00
blacklist private branches from travis
2015-09-09 00:13:38 +02:00
# blacklist private branches
branches:
except:
- hwacha
- boom
Don't build any hurricane branches Don't mean to eat up travis bandwidth but shared branches sometimes get made.
2016-10-15 01:38:10 +02:00
- /^hurricane.*$/
blacklist private branches from travis
2015-09-09 00:13:38 +02:00
try using a new travis staging feature The idea is to let us avoid building the tools for each SUITE
2017-05-17 20:58:09 +02:00
jobs:
include:
try another stages organization
2017-05-17 21:24:41 +02:00
- stage: prepare cache
change install to script?
2017-05-17 21:13:31 +02:00
script:
try using a new travis staging feature The idea is to let us avoid building the tools for each SUITE
2017-05-17 20:58:09 +02:00
- make tools verilator -C regression SUITE=none
before_install:
- export CXX=g++-4.8 CC=gcc-4.8
before_cache:
- ls -t regression/install | tail -n+2 | sed s@^@regression/install/@ | xargs rm -rf
use YAML to condense script replication
2017-05-17 23:41:04 +02:00
- &test
stage: Test
try moving matrix into jobs
2017-05-17 21:31:13 +02:00
script:
dont use env to force caches to be the same (#754)
2017-05-19 03:46:29 +02:00
- make emulator-ndebug -C regression SUITE=RocketSuiteA JVM_MEMORY=3G
- travis_wait 30 make emulator-regression-tests -C regression SUITE=RocketSuiteA JVM_MEMORY=3G
use YAML to condense script replication
2017-05-17 23:41:04 +02:00
- <<: *test
dont use env to force caches to be the same (#754)
2017-05-19 03:46:29 +02:00
script:
- make emulator-ndebug -C regression SUITE=RocketSuiteB JVM_MEMORY=3G
- travis_wait 30 make emulator-regression-tests -C regression SUITE=RocketSuiteB JVM_MEMORY=3G
use YAML to condense script replication
2017-05-17 23:41:04 +02:00
- <<: *test
dont use env to force caches to be the same (#754)
2017-05-19 03:46:29 +02:00
script:
- make emulator-ndebug -C regression SUITE=RocketSuiteC JVM_MEMORY=3G
- travis_wait 30 make emulator-regression-tests -C regression SUITE=RocketSuiteC JVM_MEMORY=3G
use YAML to condense script replication
2017-05-17 23:41:04 +02:00
- <<: *test
dont use env to force caches to be the same (#754)
2017-05-19 03:46:29 +02:00
script:
- make emulator-ndebug -C regression SUITE=GroundtestSuite JVM_MEMORY=3G
- travis_wait 30 make emulator-regression-tests -C regression SUITE=GroundtestSuite JVM_MEMORY=3G
use YAML to condense script replication
2017-05-17 23:41:04 +02:00
- <<: *test
dont use env to force caches to be the same (#754)
2017-05-19 03:46:29 +02:00
script:
- make emulator-ndebug -C regression SUITE=UnittestSuite JVM_MEMORY=3G
- travis_wait 30 make emulator-regression-tests -C regression SUITE=UnittestSuite JVM_MEMORY=3G
Heterogeneous Tiles (#550) Fundamental new features: * Added tile package: This package is intended to hold components re-usable across different types of tile. Will be the future location of TL2-RoCC accelerators and new diplomatic versions of intra-tile interfaces. * Adopted [ModuleName]Params convention: Code base was very inconsistent about what to name case classes that provide parameters to modules. Settled on calling them [ModuleName]Params to distinguish them from config.Parameters and config.Config. So far applied mostly only to case classes defined within rocket and tile. * Defined RocketTileParams: A nested case class containing case classes for all the components of a tile (L1 caches and core). Allows all such parameters to vary per-tile. * Defined RocketCoreParams: All the parameters that can be varied per-core. * Defined L1CacheParams: A trait defining the parameters common to L1 caches, made concrete in different derived case classes. * Defined RocketTilesKey: A sequence of RocketTileParams, one for every tile to be created. * Provided HeterogeneousDualCoreConfig: An example of making a heterogeneous chip with two cores, one big and one little. * Changes to legacy code: ReplacementPolicy moved to package util. L1Metadata moved to package tile. Legacy L2 cache agent removed because it can no longer share the metadata array implementation with the L1. Legacy GroundTests on life support. Additional changes that got rolled in along the way: * rocket: Fix critical path through BTB for I$ index bits > pgIdxBits * coreplex: tiles connected via :=* * groundtest: updated to use TileParams * tilelink: cache cork requirements are relaxed to allow more cacheless masters
2017-02-09 22:59:09 +01:00
Copy Permalink