53 lines
1.5 KiB
Scala
53 lines
1.5 KiB
Scala
|
// See LICENSE.SiFive for license details.
|
||
|
|
|
||
|
|
package tile
|
||
|
|
|
||
|
|
import Chisel._
|
||
|
|
import config.{Parameters, Field}
|
||
|
|
import coreplex.CacheBlockBytes
|
||
|
|
import rocket.PAddrBits
|
||
|
|
import uncore.tilelink2.ClientMetadata
|
||
|
|
import uncore.util.{Code, IdentityCode}
|
||
|
|
import util.ParameterizedBundle
|
||
|
|
|
||
|
|
trait L1CacheParams {
|
||
|
|
def nSets: Int
|
||
|
|
def nWays: Int
|
||
|
|
def rowBits: Int
|
||
|
|
def nTLBEntries: Int
|
||
|
|
def splitMetadata: Boolean
|
||
|
|
def ecc: Option[Code]
|
||
|
|
}
|
||
|
|
|
||
|
|
trait HasL1CacheParameters {
|
||
|
|
implicit val p: Parameters
|
||
|
|
val cacheParams: L1CacheParams
|
||
|
|
|
||
|
|
def cacheBlockBytes = p(CacheBlockBytes)
|
||
|
|
def lgCacheBlockBytes = log2Up(cacheBlockBytes)
|
||
|
|
def nSets = cacheParams.nSets
|
||
|
|
def blockOffBits = lgCacheBlockBytes
|
||
|
|
def idxBits = log2Up(cacheParams.nSets)
|
||
|
|
def untagBits = blockOffBits + idxBits
|
||
|
|
def tagBits = p(PAddrBits) - untagBits
|
||
|
|
def nWays = cacheParams.nWays
|
||
|
|
def wayBits = log2Up(nWays)
|
||
|
|
def isDM = nWays == 1
|
||
|
|
def rowBits = cacheParams.rowBits
|
||
|
|
def rowBytes = rowBits/8
|
||
|
|
def rowOffBits = log2Up(rowBytes)
|
||
|
|
def code = cacheParams.ecc.getOrElse(new IdentityCode)
|
||
|
|
def nTLBEntries = cacheParams.nTLBEntries
|
||
|
|
def hasSplitMetadata = cacheParams.splitMetadata
|
||
|
|
|
||
|
|
def cacheDataBits = p(SharedMemoryTLEdge).bundle.dataBits
|
||
|
|
def cacheDataBeats = (cacheBlockBytes * 8) / cacheDataBits
|
||
|
|
def refillCycles = cacheDataBeats
|
||
|
|
}
|
||
|
|
|
||
|
|
abstract class L1CacheModule(implicit val p: Parameters) extends Module
|
||
|
|
with HasL1CacheParameters
|
||
|
|
|
||
|
|
abstract class L1CacheBundle(implicit val p: Parameters) extends ParameterizedBundle()(p)
|
||
|
|
with HasL1CacheParameters
|