riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
1b07d53f70
rocket-chip/project/plugins.sbt

10 lines
299 B
Plaintext
Raw Normal View History

Massive update containing several months of changes from the now-defunct private chip repo. * Adds support for a L2 cache with directory bits for tracking L1 coherence (DefaultL2Config), and new metadata-based coherence API. * Additional tests. * New virtual memory implementation, priviliged architecture (1.7), custom CSRs, FDivSqrt unit * Updated TileLink protocol, NASTI protocol SHIMs. * Lays groundwork for multiple top-level memory channels, superscalar fetch. * Bump all submodules.
2015-06-26 08:17:35 +02:00
resolvers += "jgit-repo" at "http://download.eclipse.org/jgit/maven"
addSbtPlugin("com.typesafe.sbt" % "sbt-ghpages" % "0.5.3")
addSbtPlugin("com.typesafe.sbt" % "sbt-site" % "0.8.1")
Update to latest chisel
2015-08-27 07:38:45 +02:00
addSbtPlugin("com.eed3si9n" % "sbt-buildinfo" % "0.5.0")
add sbt pack plugin (#197)
2016-08-09 04:31:03 +02:00
addSbtPlugin("org.xerial.sbt" % "sbt-pack" % "0.8.0")
Copy Permalink