riscv/freedom
1
0
Fork 0
Code Issues Releases Activity

Point all submodules to tiband

Browse Source
This commit is contained in:
Klemens Schölhorn 2018-05-01 00:14:53 +02:00
parent e57dfd0f63
commit 7a514c6477
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.gitmodules vendored
View File

@ -1,9 +1,9 @@
[submodule "rocket-chip"] [submodule "rocket-chip"]
path = rocket-chip path = rocket-chip
url = https://github.com/ucb-bar/rocket-chip.git url = https://git.tiband.de/riscv/rocket-chip.git
[submodule "sifive-blocks"] [submodule "sifive-blocks"]
path = sifive-blocks path = sifive-blocks
url = https://github.com/sifive/sifive-blocks.git url = https://git.tiband.de/riscv/sifive-blocks.git
[submodule "fpga-shells"] [submodule "fpga-shells"]
path = fpga-shells path = fpga-shells
url = https://git.tiband.de/riscv/fpga-shells.git url = https://git.tiband.de/riscv/fpga-shells.git